522 lines
20 KiB
C
522 lines
20 KiB
C
/*
|
|
* Platform-specific and custom entropy polling functions
|
|
*
|
|
* Copyright The Mbed TLS Contributors
|
|
* SPDX-License-Identifier: Apache-2.0 OR GPL-2.0-or-later
|
|
*/
|
|
|
|
#if defined(__linux__) || defined(__midipix__)
|
|
/* Ensure that syscall() is available even when compiling with -std=c99 */
|
|
#if !defined(_GNU_SOURCE)
|
|
#define _GNU_SOURCE
|
|
#endif
|
|
#endif
|
|
|
|
#include "common.h"
|
|
|
|
#include <string.h>
|
|
|
|
#if defined(MBEDTLS_ENTROPY_C)
|
|
|
|
#include "mbedtls/entropy.h"
|
|
#include "mbedtls/entropy_poll.h"
|
|
#include "mbedtls/error.h"
|
|
|
|
#if defined(MBEDTLS_TIMING_C)
|
|
#include "mbedtls/timing.h"
|
|
#endif
|
|
#if defined(MBEDTLS_HAVEGE_C)
|
|
#include "mbedtls/havege.h"
|
|
#endif
|
|
#include "mbedtls/platform.h"
|
|
|
|
#if !defined(MBEDTLS_NO_PLATFORM_ENTROPY)
|
|
|
|
#if !defined(unix) && !defined(__unix__) && !defined(__unix) && \
|
|
!defined(__APPLE__) && !defined(_WIN32) && !defined(__QNXNTO__) && \
|
|
!defined(__HAIKU__) && !defined(__midipix__)
|
|
#error \
|
|
"Platform entropy sources only work on Unix and Windows, see MBEDTLS_NO_PLATFORM_ENTROPY in config.h"
|
|
#endif
|
|
|
|
#if defined(_WIN32) && !defined(EFIX64) && !defined(EFI32)
|
|
|
|
#if !defined(_WIN32_WINNT)
|
|
#define _WIN32_WINNT 0x0400
|
|
#endif
|
|
#include <windows.h>
|
|
#include <wincrypt.h>
|
|
|
|
int mbedtls_platform_entropy_poll(void *data, unsigned char *output, size_t len,
|
|
size_t *olen)
|
|
{
|
|
HCRYPTPROV provider;
|
|
((void) data);
|
|
*olen = 0;
|
|
|
|
if (CryptAcquireContext(&provider, NULL, NULL,
|
|
PROV_RSA_FULL, CRYPT_VERIFYCONTEXT) == FALSE) {
|
|
return MBEDTLS_ERR_ENTROPY_SOURCE_FAILED;
|
|
}
|
|
|
|
if (CryptGenRandom(provider, (DWORD) len, output) == FALSE) {
|
|
CryptReleaseContext(provider, 0);
|
|
return MBEDTLS_ERR_ENTROPY_SOURCE_FAILED;
|
|
}
|
|
|
|
CryptReleaseContext(provider, 0);
|
|
*olen = len;
|
|
|
|
return 0;
|
|
}
|
|
#else /* _WIN32 && !EFIX64 && !EFI32 */
|
|
|
|
/*
|
|
* Test for Linux getrandom() support.
|
|
* Since there is no wrapper in the libc yet, use the generic syscall wrapper
|
|
* available in GNU libc and compatible libc's (eg uClibc).
|
|
*/
|
|
#if ((defined(__linux__) && defined(__GLIBC__)) || defined(__midipix__))
|
|
#include <unistd.h>
|
|
#include <sys/syscall.h>
|
|
#if defined(SYS_getrandom)
|
|
#define HAVE_GETRANDOM
|
|
#include <errno.h>
|
|
|
|
static int getrandom_wrapper(void *buf, size_t buflen, unsigned int flags)
|
|
{
|
|
/* MemSan cannot understand that the syscall writes to the buffer */
|
|
#if defined(__has_feature)
|
|
#if __has_feature(memory_sanitizer)
|
|
memset(buf, 0, buflen);
|
|
#endif
|
|
#endif
|
|
return syscall(SYS_getrandom, buf, buflen, flags);
|
|
}
|
|
#endif /* SYS_getrandom */
|
|
#endif /* __linux__ || __midipix__ */
|
|
|
|
#if defined(__FreeBSD__) || defined(__DragonFly__)
|
|
#include <sys/param.h>
|
|
#if (defined(__FreeBSD__) && __FreeBSD_version >= 1200000) || \
|
|
(defined(__DragonFly__) && __DragonFly_version >= 500700)
|
|
#include <errno.h>
|
|
#include <sys/random.h>
|
|
#define HAVE_GETRANDOM
|
|
static int getrandom_wrapper(void *buf, size_t buflen, unsigned int flags)
|
|
{
|
|
return getrandom(buf, buflen, flags);
|
|
}
|
|
#endif /* (__FreeBSD__ && __FreeBSD_version >= 1200000) ||
|
|
(__DragonFly__ && __DragonFly_version >= 500700) */
|
|
#endif /* __FreeBSD__ || __DragonFly__ */
|
|
|
|
/*
|
|
* Some BSD systems provide KERN_ARND.
|
|
* This is equivalent to reading from /dev/urandom, only it doesn't require an
|
|
* open file descriptor, and provides up to 256 bytes per call (basically the
|
|
* same as getentropy(), but with a longer history).
|
|
*
|
|
* Documentation: https://netbsd.gw.com/cgi-bin/man-cgi?sysctl+7
|
|
*/
|
|
#if (defined(__FreeBSD__) || defined(__NetBSD__)) && !defined(HAVE_GETRANDOM)
|
|
#include <sys/param.h>
|
|
#include <sys/sysctl.h>
|
|
#if defined(KERN_ARND)
|
|
#define HAVE_SYSCTL_ARND
|
|
|
|
static int sysctl_arnd_wrapper(unsigned char *buf, size_t buflen)
|
|
{
|
|
int name[2];
|
|
size_t len;
|
|
|
|
name[0] = CTL_KERN;
|
|
name[1] = KERN_ARND;
|
|
|
|
while (buflen > 0) {
|
|
len = buflen > 256 ? 256 : buflen;
|
|
if (sysctl(name, 2, buf, &len, NULL, 0) == -1) {
|
|
return -1;
|
|
}
|
|
buflen -= len;
|
|
buf += len;
|
|
}
|
|
return 0;
|
|
}
|
|
#endif /* KERN_ARND */
|
|
#endif /* __FreeBSD__ || __NetBSD__ */
|
|
|
|
#include <stdio.h>
|
|
|
|
int mbedtls_platform_entropy_poll(void *data,
|
|
unsigned char *output, size_t len, size_t *olen)
|
|
{
|
|
FILE *file;
|
|
size_t read_len;
|
|
int ret = MBEDTLS_ERR_ERROR_CORRUPTION_DETECTED;
|
|
((void) data);
|
|
|
|
#if defined(HAVE_GETRANDOM)
|
|
ret = getrandom_wrapper(output, len, 0);
|
|
if (ret >= 0) {
|
|
*olen = ret;
|
|
return 0;
|
|
} else if (errno != ENOSYS) {
|
|
return MBEDTLS_ERR_ENTROPY_SOURCE_FAILED;
|
|
}
|
|
/* Fall through if the system call isn't known. */
|
|
#else
|
|
((void) ret);
|
|
#endif /* HAVE_GETRANDOM */
|
|
|
|
#if defined(HAVE_SYSCTL_ARND)
|
|
((void) file);
|
|
((void) read_len);
|
|
if (sysctl_arnd_wrapper(output, len) == -1) {
|
|
return MBEDTLS_ERR_ENTROPY_SOURCE_FAILED;
|
|
}
|
|
*olen = len;
|
|
return 0;
|
|
#else
|
|
|
|
*olen = 0;
|
|
|
|
file = fopen("/dev/urandom", "rb");
|
|
if (file == NULL) {
|
|
return MBEDTLS_ERR_ENTROPY_SOURCE_FAILED;
|
|
}
|
|
|
|
read_len = fread(output, 1, len, file);
|
|
if (read_len != len) {
|
|
fclose(file);
|
|
return MBEDTLS_ERR_ENTROPY_SOURCE_FAILED;
|
|
}
|
|
|
|
fclose(file);
|
|
*olen = len;
|
|
|
|
return 0;
|
|
#endif /* HAVE_SYSCTL_ARND */
|
|
}
|
|
#endif /* _WIN32 && !EFIX64 && !EFI32 */
|
|
#endif /* !MBEDTLS_NO_PLATFORM_ENTROPY */
|
|
|
|
#if defined(MBEDTLS_TEST_NULL_ENTROPY)
|
|
int mbedtls_null_entropy_poll(void *data,
|
|
unsigned char *output, size_t len, size_t *olen)
|
|
{
|
|
((void) data);
|
|
((void) output);
|
|
|
|
*olen = 0;
|
|
if (len < sizeof(unsigned char)) {
|
|
return 0;
|
|
}
|
|
|
|
output[0] = 0;
|
|
*olen = sizeof(unsigned char);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#if defined(MBEDTLS_TIMING_C)
|
|
int mbedtls_hardclock_poll(void *data,
|
|
unsigned char *output, size_t len, size_t *olen)
|
|
{
|
|
unsigned long timer = mbedtls_timing_hardclock();
|
|
((void) data);
|
|
*olen = 0;
|
|
|
|
if (len < sizeof(unsigned long)) {
|
|
return 0;
|
|
}
|
|
|
|
memcpy(output, &timer, sizeof(unsigned long));
|
|
*olen = sizeof(unsigned long);
|
|
|
|
return 0;
|
|
}
|
|
#endif /* MBEDTLS_TIMING_C */
|
|
|
|
#if defined(MBEDTLS_HAVEGE_C)
|
|
int mbedtls_havege_poll(void *data,
|
|
unsigned char *output, size_t len, size_t *olen)
|
|
{
|
|
mbedtls_havege_state *hs = (mbedtls_havege_state *) data;
|
|
*olen = 0;
|
|
|
|
if (mbedtls_havege_random(hs, output, len) != 0) {
|
|
return MBEDTLS_ERR_ENTROPY_SOURCE_FAILED;
|
|
}
|
|
|
|
*olen = len;
|
|
|
|
return 0;
|
|
}
|
|
#endif /* MBEDTLS_HAVEGE_C */
|
|
|
|
#if defined(MBEDTLS_ENTROPY_NV_SEED)
|
|
int mbedtls_nv_seed_poll(void *data,
|
|
unsigned char *output, size_t len, size_t *olen)
|
|
{
|
|
unsigned char buf[MBEDTLS_ENTROPY_BLOCK_SIZE];
|
|
size_t use_len = MBEDTLS_ENTROPY_BLOCK_SIZE;
|
|
((void) data);
|
|
|
|
memset(buf, 0, MBEDTLS_ENTROPY_BLOCK_SIZE);
|
|
|
|
if (mbedtls_nv_seed_read(buf, MBEDTLS_ENTROPY_BLOCK_SIZE) < 0) {
|
|
return MBEDTLS_ERR_ENTROPY_SOURCE_FAILED;
|
|
}
|
|
|
|
if (len < use_len) {
|
|
use_len = len;
|
|
}
|
|
|
|
memcpy(output, buf, use_len);
|
|
*olen = use_len;
|
|
|
|
return 0;
|
|
}
|
|
#endif /* MBEDTLS_ENTROPY_NV_SEED */
|
|
|
|
#if defined(MBEDTLS_ENTROPY_HARDWARE_ALT) && defined(QUECTEL_MBEDTLS_SUPPORT)
|
|
#ifndef QUECTEL_MBEDTLS_GEU_RANDOM_SUPPORT //使用软件随机数
|
|
extern int rand(void);
|
|
#else //使用硬件随机数
|
|
#include <stdlib.h>
|
|
#include "osa.h"
|
|
#include "bsp.h"
|
|
|
|
#define BLOCK_LEN 16
|
|
#define REGS_GEU_BASE 0xd4201000
|
|
|
|
#define AES_REG32(addr) ((volatile unsigned int *)(addr))
|
|
#define aes_writel(v, a) (*AES_REG32(a) = (v))
|
|
#define aes_readl(a) (*AES_REG32(a))
|
|
#define AES_ADDR(addr,offset) ((volatile unsigned int *)(addr + offset))
|
|
|
|
#define REG_GEU_STATUS AES_ADDR(REGS_GEU_BASE, 0X000)/*GEU Status Register*/
|
|
#define REG_GEU_CONFIG AES_ADDR(REGS_GEU_BASE, 0X004)/*GEU Configuration Register*/
|
|
|
|
#define REG_GEU_INIT_KEY_VALUE AES_ADDR(REGS_GEU_BASE, 0X008)/*GEU Initial Key Value Register*/
|
|
#define REG_GEU_INPUT_DATA_ENC_DEC AES_ADDR(REGS_GEU_BASE, 0X028)/*Input Data for Encryption/Decryption Register*/
|
|
|
|
#define REG_GEU_FUSE_PROG_VAL1 AES_ADDR(REGS_GEU_BASE, 0X038)/*Fuse Programming Value[127:0] in Software Fuse Programming Mode Register*/
|
|
#define REG_GEU_FUSE_PROG_VAL2 AES_ADDR(REGS_GEU_BASE, 0X048)/*Fuse Programming Value[255:128] in Software Fuse Programming Mode Register*/
|
|
#define REG_GEU_OUT_DATA_AFTER_ENC_DEC AES_ADDR(REGS_GEU_BASE, 0X058)/*Output Data after Encryption/Decryption Register*/
|
|
#define REG_GEU_SRAM_SPACE_ROUND_KEY_TABLE AES_ADDR(REGS_GEU_BASE, 0X068)/*SRAM Space for Round Key Table Register*/
|
|
#define REG_GEU_ROM_SPACE_SBOX_TABLE AES_ADDR(REGS_GEU_BASE, 0X168)/*ROM Space for SBOX Table Register*/
|
|
#define REG_GEU_ROM_SPACE_INV_SBOX_TABLE AES_ADDR(REGS_GEU_BASE, 0X268)/*ROM Space for Inverse SBOX Table Register*/
|
|
#define REG_GEU_OTP_DATA1 AES_ADDR(REGS_GEU_BASE, 0X368)/*One Time Programmable Data Register 1*/
|
|
#define REG_GEU_OTP_DATA2 AES_ADDR(REGS_GEU_BASE, 0X36C)/*One Time Programmable Data Register 2*/
|
|
#define REG_GEU_OTP_DATA3 AES_ADDR(REGS_GEU_BASE, 0X370)/*One Time Programmable Data Register 3*/
|
|
#define REG_GEU_OTP_DATA4 AES_ADDR(REGS_GEU_BASE, 0X374)/*One Time Programmable Data Register 4*/
|
|
#define REG_GEU_PRNG_CTRL_REG AES_ADDR(REGS_GEU_BASE, 0X3a8)/*PRNG Control Register*/
|
|
#define REG_GEU_FUSE_VAL_APCFG1 AES_ADDR(REGS_GEU_BASE, 0X404)/*Fuse Value for Application Subsystem Config Register 1*/
|
|
#define REG_GEU_FUSE_VAL_APCFG2 AES_ADDR(REGS_GEU_BASE, 0X408)/*Fuse Value for Application Subsystem Config Register 2*/
|
|
#define REG_GEU_FUSE_VAL_APCFG3 AES_ADDR(REGS_GEU_BASE, 0X40C)/*Fuse Value for Application Subsystem Config Register 3*/
|
|
#define REG_GEU_FUSE_BANK0_127_96 AES_ADDR(REGS_GEU_BASE, 0X410)/*Fuse Bank0 127 96 Register*/
|
|
#define REG_GEU_FUSE_BANK0_239_208 AES_ADDR(REGS_GEU_BASE, 0X414)/*Fuse Bank0 239 208 Register*/
|
|
#define REG_GEU_FUSE_BANK0_207_192 AES_ADDR(REGS_GEU_BASE, 0X418)/*Fuse Bank0 207 192 Register*/
|
|
#define REG_GEU_FUSE_BANK3_223_192 AES_ADDR(REGS_GEU_BASE, 0X41c)/*Fuse Bank3 223 192 Register*/
|
|
#define REG_GEU_FUSE_BANK3_255_224 AES_ADDR(REGS_GEU_BASE, 0X420)/*Fuse Bank3 255 224 Register*/
|
|
|
|
#define REG_GEU_FUSE_VAL_ROOT_KEY1 AES_ADDR(REGS_GEU_BASE, 0X424)/*Fuse Value for Root Key Register 1*/
|
|
#define REG_GEU_FUSE_VAL_ROOT_KEY2 AES_ADDR(REGS_GEU_BASE, 0X428)/*Fuse Value for Root Key Register 2*/
|
|
#define REG_GEU_FUSE_VAL_ROOT_KEY3 AES_ADDR(REGS_GEU_BASE, 0X42C)/*Fuse Value for Root Key Register 3*/
|
|
#define REG_GEU_FUSE_VAL_ROOT_KEY4 AES_ADDR(REGS_GEU_BASE, 0X430)/*Fuse Value for Root Key Register 4*/
|
|
#define REG_GEU_FUSE_VAL_ROOT_KEY5 AES_ADDR(REGS_GEU_BASE, 0X434)/*Fuse Value for Root Key Register 5*/
|
|
#define REG_GEU_FUSE_VAL_ROOT_KEY6 AES_ADDR(REGS_GEU_BASE, 0X438)/*Fuse Value for Root Key Register 6*/
|
|
#define REG_GEU_FUSE_VAL_ROOT_KEY7 AES_ADDR(REGS_GEU_BASE, 0X43C)/*Fuse Value for Root Key Register 7*/
|
|
#define REG_GEU_FUSE_VAL_ROOT_KEY8 AES_ADDR(REGS_GEU_BASE, 0X440)/*Fuse Value for Root Key Register 8*/
|
|
#define REG_GEU_FUSE_VAL_OEM_HASH_1_8 AES_ADDR(REGS_GEU_BASE, 0X444)/*Fuse Value for OEM Hash Key Registers 1- 8*/
|
|
#define REG_GEU_FUSE_STATUS AES_ADDR(REGS_GEU_BASE, 0X484)/*Fuse Operation Status Register*/
|
|
#define REG_GEU_HW_RANDOM_NUM_GEN AES_ADDR(REGS_GEU_BASE, 0X488)/*Hardware Random Number Generator Register*/
|
|
#define REG_GEU_FUSE_BANK0_191_160 AES_ADDR(REGS_GEU_BASE, 0X48C)/*Fuse Bank0 191 160 Register*/
|
|
#define REG_GEU_BLOCK3_RESERVED_0 AES_ADDR(REGS_GEU_BASE, 0X490)/*Block 3 Reserved Fuse Bit Register 0*/
|
|
#define REG_GEU_BLOCK3_RESERVED_1 AES_ADDR(REGS_GEU_BASE, 0X494)/*Block 3 Reserved Fuse Bit Register 1*/
|
|
#define REG_GEU_BLOCK3_RESERVED_2 AES_ADDR(REGS_GEU_BASE, 0X498)/*Block 3 Reserved Fuse Bit Register 2*/
|
|
#define REG_GEU_BLOCK3_RESERVED_3 AES_ADDR(REGS_GEU_BASE, 0X49c)/*Block 3 Reserved Fuse Bit Register 3*/
|
|
#define REG_GEU_BLOCK3_RESERVED_4 AES_ADDR(REGS_GEU_BASE, 0X4A0)/*Block 3 Reserved Fuse Bit Register 4*/
|
|
#define REG_GEU_BLOCK3_RESERVED_5 AES_ADDR(REGS_GEU_BASE, 0X4A4)/*Block 3 Reserved Fuse Bit Register 5*/
|
|
#define REG_GEU_FUSE_BANK0_159_128 AES_ADDR(REGS_GEU_BASE, 0X4A8)/*Fuse Bank0 159 128 Register*/
|
|
#define REG_GEU_FUSE_BANK0_255_240 AES_ADDR(REGS_GEU_BASE, 0X4C8)/*Fuse Bank0 255 240 Register*/
|
|
|
|
#define EFUSE_UUID_BASE REG_GEU_FUSE_VAL_APCFG1 /* bank 0,chip UUID */
|
|
#define EFUSE_HUK_BASE REG_GEU_FUSE_VAL_ROOT_KEY1 /* bank 1,Hardware Unique Key */
|
|
#define EFUSE_SSK_BASE REG_GEU_FUSE_VAL_OEM_HASH_1_8 /* bank 2,Secret Symmetric Key */
|
|
#define EFUSE_BLOCK3_BASE REG_GEU_BLOCK3_RESERVED_0 /* bank3,Block 3 Reserved Fuse Bit Register 0*/
|
|
|
|
#define GEU_CONFIG REG_GEU_CONFIG
|
|
// add end
|
|
|
|
#define FUSE_BANK_SIZE (256/32)
|
|
//clock
|
|
#define REG_PMU_AES_CLK_RES_CTRL 0xD4282868
|
|
#define BIT_PMU_AES_RST (0x1<<0) //Bit_0: AES_AXI_RST
|
|
#define BIT_PMU_AES_CLK_EN (0x1<<3) //Bit_3: AES_AXICLK_EN
|
|
|
|
/* bits definitions for register REG_GEU_CONFIG */
|
|
#define BIT_STICKY_CONTROL_BIT ( (0x1<<30) )
|
|
#define BIT_CBCECB_MODE ( (0x1<<29) )
|
|
#define BIT_FUSE_POWER_BYPASS ( (0x1<<28) )
|
|
#define BITS_FUSE_CLOCK_DIVIDER(_X_) ( (_X_) << 25 & ((0x1<<25)|(0x1<<26)|(0x1<<27)) )
|
|
#define BIT_WRITE_IV_CBC_MODE ( (0x1<<24) )
|
|
#define BIT_FUSE_CLOCK_DISABLE ( (0x1<<23) )
|
|
#define BIT_FUSE_SOFTWARE_RESET ( (0x1<<22) )
|
|
#define BITS_FUSE_BLOCK_NUMBER(_X_) ( (_X_) << 18 & ((0x1<<18)|(0x1<<19)|(0x1<<20)|(0x1<<21)) )
|
|
#define BIT_HIGH_VOLT_ENABLE ( (0x1<<17) )
|
|
#define BIT_BURN_FUSE_ENABLE ( (0x1<<16) )
|
|
#define BIT_FUSE_LOCK ( (0x1<<15) )
|
|
#define BIT_ENABLE_SOFT_FUSE_PROG ( (0x1<<14) )
|
|
#define BIT_SEL_FUSE_B ( (0x1<<13) )
|
|
#define BIT_ENCDEC ( (0x1<<3) )
|
|
#define BIT_OCBBYP ( (0x1<<2) )
|
|
|
|
#define BIT_GE_FUSE_READY205 ( (0x1<<1) )
|
|
#define BIT_FUSE_BURN_DONE ( (0x1<<0) )
|
|
|
|
/* bits definitions for register REG_GEU_STATUS*/
|
|
#define BIT_GEU_STATUS_DOUTREADY ( (0x1<<3) )
|
|
#define BIT_GEU_STATUS_KEYDONE ( (0x1<<2) )
|
|
#define BIT_GEU_STATUS_DINREADY ( (0x1<<1) )
|
|
#define BIT_GEU_STATUS_KEY_READY ( (0x1<<0) )
|
|
|
|
/* bit to detect whether under Security Access Disable status*/
|
|
#define BIT_GEU_GEU_FUSE_SECURITY_ACCESS ( (0x1<<29) )
|
|
|
|
/* bit to enable PRNG , to seed a random number generator*/
|
|
#define BIT_GEU_PRNG_ENABLE ( (0x1<<24) )
|
|
#define BIT_GEU_PRNG_REG_RANDOM_DEF_SEED ( (0x1A<<16) )
|
|
|
|
#define STICKY_CONTROL_BIT BIT_STICKY_CONTROL_BIT
|
|
#define FUSE_POWER_BYPASS BIT_FUSE_POWER_BYPASS
|
|
#define FUSE_CLOCK_DIVIDER(_X_) BITS_FUSE_CLOCK_DIVIDER(_X_)
|
|
#define FUSE_CLOCK_DISABLE BIT_FUSE_CLOCK_DISABLE
|
|
#define FUSE_SOFTWARE_RESET BIT_FUSE_SOFTWARE_RESET
|
|
#define FUSE_BLOCK_NUMBER(_X_) BITS_FUSE_BLOCK_NUMBER(_X_)
|
|
#define HIGH_VOLT_ENABLE BIT_HIGH_VOLT_ENABLE
|
|
#define BURN_FUSE_ENABLE BIT_BURN_FUSE_ENABLE
|
|
#define FUSE_LOCK BIT_FUSE_LOCK
|
|
#define ENABLE_SOFT_FUSE_PROG BIT_ENABLE_SOFT_FUSE_PROG
|
|
#define SEL_FUSE_B BIT_SEL_FUSE_B
|
|
|
|
/* bits definitions for register REG_GEU_FUSE_STATUS */
|
|
#define FUSE_READY BIT_GE_FUSE_READY205
|
|
#define FUSE_BURN_DONE BIT_FUSE_BURN_DONE
|
|
|
|
typedef enum _type_AES_ENC_MODE {
|
|
ECB,
|
|
CBC,
|
|
}AES_MODE;
|
|
|
|
typedef enum _type_AES_KEY_SIZE {
|
|
key_size_128 = (0x1 << 0),
|
|
key_size_192 = (0x1 << 1),
|
|
key_size_256 = ((0x1 << 0) | (0x1 << 1)),
|
|
}AES_KEY_SIZE;
|
|
#define AES_KEY_SIZE_TO_U32_LEN(x) (2*(x)+2)
|
|
|
|
typedef enum _type_AES_KEY_SOURCE {
|
|
FUSE,
|
|
REGS,
|
|
}AES_KEY_SOURCE;
|
|
|
|
typedef struct _type_AES_ARGS {
|
|
AES_MODE mode;
|
|
AES_KEY_SOURCE keysource;
|
|
AES_KEY_SIZE keysize;
|
|
unsigned int len;
|
|
const char* ikey;
|
|
const char* input;
|
|
const char* output;
|
|
const char* iv;
|
|
}AES_ARGS;
|
|
|
|
int ql_mbedtls_aes_clock_mux = 0;
|
|
static void aes_clock_on(void)
|
|
{
|
|
ql_mbedtls_aes_clock_mux++;
|
|
aes_writel((BIT_PMU_AES_RST | BIT_PMU_AES_CLK_EN), REG_PMU_AES_CLK_RES_CTRL);
|
|
}
|
|
|
|
static void aes_clock_off(void)
|
|
{
|
|
if (ql_mbedtls_aes_clock_mux <= 0)
|
|
ASSERT(0);
|
|
|
|
if ((--ql_mbedtls_aes_clock_mux) == 0) {
|
|
aes_writel((BIT_PMU_AES_RST), REG_PMU_AES_CLK_RES_CTRL);
|
|
}
|
|
}
|
|
|
|
extern UINT64 timerCountReadU64(void);
|
|
static unsigned int ql_mbedtls_geu_random_number(void)
|
|
{
|
|
volatile unsigned int rand_num = 0;
|
|
volatile unsigned int rand_num2 = 0;
|
|
int count = 0;
|
|
int max_count = 1000;
|
|
UINT64 seed;
|
|
|
|
//clock on
|
|
aes_clock_on();
|
|
|
|
//set random seeds
|
|
seed = timerCountReadU64();
|
|
aes_writel((seed & 0xFFFFFFFF), REG_GEU_FUSE_PROG_VAL1);
|
|
aes_writel((seed >> 32), REG_GEU_FUSE_PROG_VAL2);
|
|
|
|
//enable PRNG and generate default seed
|
|
aes_writel(BIT_GEU_PRNG_ENABLE | BIT_GEU_PRNG_REG_RANDOM_DEF_SEED, REG_GEU_PRNG_CTRL_REG);
|
|
|
|
//read random reg till HW random number is read
|
|
do {
|
|
rand_num2 = aes_readl(REG_GEU_HW_RANDOM_NUM_GEN);
|
|
rand_num = aes_readl(REG_GEU_HW_RANDOM_NUM_GEN);
|
|
if (count++ > max_count) {
|
|
//uart_printf("geu_random_number reach max count [%d]\r\n", max_count);
|
|
//ASSERT(0);
|
|
break;
|
|
}
|
|
} while ((rand_num == 0) || (rand_num == rand_num2));
|
|
|
|
//clock off
|
|
aes_clock_off();
|
|
|
|
return rand_num;
|
|
}
|
|
#endif/*QUECTEL_MBEDTLS_GEU_RANDOM_SUPPORT*/
|
|
|
|
int os_get_random(unsigned char* buf, size_t len)
|
|
{
|
|
int i, j;
|
|
unsigned long tmp;
|
|
for (i = 0; i < ((len + 3) & ~3) / 4; i++) {
|
|
#ifndef QUECTEL_MBEDTLS_GEU_RANDOM_SUPPORT
|
|
tmp = rand();//使用软件随机数
|
|
#else
|
|
tmp = ql_mbedtls_geu_random_number();//使用硬件随机数
|
|
#endif/*QUECTEL_MBEDTLS_GEU_RANDOM_SUPPORT*/
|
|
for (j = 0; j < 4; j++) {
|
|
if ((i * 4 + j) < len) {
|
|
buf[i * 4 + j] = (uint8_t)(tmp >> (j * 8));
|
|
}
|
|
else {
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
int mbedtls_hardware_poll(void* data,
|
|
unsigned char* output, size_t len, size_t* olen)
|
|
{
|
|
os_get_random(output, len);
|
|
*olen = len;
|
|
return 0;
|
|
}
|
|
#endif/*MBEDTLS_ENTROPY_HARDWARE_ALT && QUECTEL_MBEDTLS_SUPPORT*/
|
|
#endif /* MBEDTLS_ENTROPY_C */
|