chenjintao/banban
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
fe1ca9899fd2591ec78cf98103d3df71d2bc310c
banban/ql-bootloader/updater/inc/usb/mvUsbDevPrv.h
T

286 lines
14 KiB
C
Raw Blame History

#ifndef __mvUsbDevPrv_h__
#define __mvUsbDevPrv_h__ 1
/*******************************************************************************
** File : $HeadURL$
** Author : $Author$
** Project : HSCTRL
** Instances :
** Creation date :
********************************************************************************
********************************************************************************
** ChipIdea Microelectronica - IPCS
** TECMAIA, Rua Eng. Frederico Ulrich, n 2650
** 4470-920 MOREIRA MAIA
** Portugal
** Tel: +351 229471010
** Fax: +351 229471011
** e_mail: chipidea.com
********************************************************************************
** ISO 9001:2000 - Certified Company
** (C) 2005 Copyright Chipidea(R)
** Chipidea(R) - Microelectronica, S.A. reserves the right to make changes to
** the information contained herein without notice. No liability shall be
** incurred as a result of its use or application.
********************************************************************************
** Modification history:
** $Date$
** $Revision$
*******************************************************************************
*** Description:
*** This file contains the private defines, externs and
*** data structure definitions required by the VUSB_HS Device
*** driver.
***
**************************************************************************
**END*********************************************************/
#include "mvUsbCore.h"
#include "mvUsbDefs.h"
#ifdef CRANE_MCU_DONGLE
#include "usb_macro.h"
#endif
//-------------------------------
//DCB: set up some error flagging
//-------------------------------
#define CI2_ERROR_DESC_TYPE_QUALIFIER 0x00000001
#define CI2_ERROR_DESC_TYPE_OTHER_SPEED 0x00000002
#define MV_USB_MAX_ENDPOINTS (16)
#define MAX_EP_TR_DESCRS (64)
#define MAX_XDS_FOR_TR_CALLS (64)
#define MAX_USB_DEVICES (1)
/*Assumption here is that all control endpoints are sequential 0,1,..
if they are not you need to modify the tr_complete routine to handle that */
#define USB_MAX_CONTROL_ENDPOINTS (1)
#define USB_MAX_CTRL_PAYLOAD (64)
#define USB_XD_QADD(head,tail,XD) \
if ((head) == NULL) { \
(head) = (XD); \
} else { \
(tail)->SCRATCH_PTR->PRIVATE = (XD); \
} /* Endif */ \
(tail) = (XD); \
(XD)->SCRATCH_PTR->PRIVATE = NULL
#define USB_XD_QGET(head,tail,XD) \
(XD) = (head); \
if (head) { \
(head) = (XD_STRUCT_PTR)((head)->SCRATCH_PTR->PRIVATE); \
if ((head) == NULL) { \
(tail) = NULL; \
} /* Endif */ \
} /* Endif */
#define EHCI_DTD_QADD(head,tail,dTD) \
if ((head) == NULL) { \
(head) = (dTD); \
} else { \
(tail)->SCRATCH_PTR->PRIVATE = (void *) (dTD); \
} /* Endif */ \
(tail) = (dTD); \
(dTD)->SCRATCH_PTR->PRIVATE = NULL
#define EHCI_DTD_QGET(head,tail,dTD) \
(dTD) = (head); \
if (head) { \
(head) = (head)->SCRATCH_PTR->PRIVATE; \
if ((head) == NULL) { \
(tail) = NULL; \
} /* Endif */ \
} /* Endif */
/***************************************
**
** Data structures
**
*/
/* Callback function storage structure */
typedef struct service_struct {
uint_8 TYPE;
void (_CODE_PTR_ SERVICE)(pointer, uint_8, boolean, uint_8, uint_8_ptr, uint_32, uint_8);
struct service_struct _PTR_ NEXT;
struct service_struct _PTR_ PREV;
} SERVICE_STRUCT, _PTR_ SERVICE_STRUCT_PTR;
typedef struct xd_struct {
uint_8 EP_NUM; /* Endpoint number */
uint_8 BDIRECTION; /* Direction : Send/Receive */
uint_8 EP_TYPE; /* Type of the endpoint: Ctrl, Isoch, Bulk,
** Int
*/
uint_8 BSTATUS; /* Current transfer status */
uint_8_ptr WSTARTADDRESS; /* Address of first byte */
uint_32 WTOTALLENGTH; /* Number of bytes to send/recv */
uint_32 WSOFAR; /* Number of bytes recv'd so far */
uint_16 WMAXPACKETSIZE; /* Max Packet size */
boolean DONT_ZERO_TERMINATE;
uint_8 MAX_PKTS_PER_UFRAME;
SCRATCH_STRUCT_PTR SCRATCH_PTR;
} XD_STRUCT, _PTR_ XD_STRUCT_PTR;
/* The USB Device State Structure */
typedef struct {
boolean BUS_RESETTING; /* Device is
** being reset
*/
volatile VUSB20_REG_STRUCT_PTR CAP_REGS_PTR; /* Capabilities registers */
volatile VUSB20_REG_STRUCT_PTR DEV_PTR; /* Device Controller
** Register base
** address
*/
SERVICE_STRUCT_PTR SERVICE_HEAD_PTR; /* Head struct
** address of
** registered services
*/
XD_STRUCT_PTR TEMP_XD_PTR; /* Temp xd for ep init */
XD_STRUCT_PTR XD_BASE;
XD_STRUCT_PTR XD_HEAD; /* Head Transaction
** descriptors
*/
XD_STRUCT_PTR XD_TAIL; /* Tail Transaction
** descriptors
*/
uint_32 XD_ENTRIES;
VUSB20_EP_QUEUE_HEAD_STRUCT_PTR EP_QUEUE_HEAD_PTR; /* Endpoint Queue
** head
*/
uint_32 DRIVER_MEMORY_SIZE;
uint_8_ptr DRIVER_MEMORY_VIRT;
uint_32 DRIVER_MEMORY_PHYS;
VUSB20_EP_QUEUE_HEAD_STRUCT_PTR EP_QUEUE_HEAD_BASE;
VUSB20_EP_TR_STRUCT_PTR DTD_BASE_PTR; /* Device transfer
** descriptor pool
** address
*/
VUSB20_EP_TR_STRUCT_PTR DTD_ALIGNED_BASE_PTR;/* Aligned transfer
** descriptor pool
** address
*/
VUSB20_EP_TR_STRUCT_PTR DTD_HEAD;
VUSB20_EP_TR_STRUCT_PTR DTD_TAIL;
VUSB20_EP_TR_STRUCT_PTR EP_DTD_HEADS[MV_USB_MAX_ENDPOINTS * 2];
VUSB20_EP_TR_STRUCT_PTR EP_DTD_TAILS[MV_USB_MAX_ENDPOINTS * 2];
SCRATCH_STRUCT_PTR XD_SCRATCH_STRUCT_BASE;
SCRATCH_STRUCT_PTR SCRATCH_STRUCT_BASE;
uint_16 USB_STATE;
uint_16 USB_DEVICE_STATE;
uint_16 USB_SOF_COUNT;
uint_16 DTD_ENTRIES;
uint_16 ERRORS;
uint_16 USB_DEV_STATE_B4_SUSPEND;
uint_8 DEV_NUM; /* USB device number
** on the board
*/
uint_8 SPEED; /* Low Speed,
** High Speed,
** Full Speed
*/
uint_8 MAX_ENDPOINTS; /* Max endpoints
** supported by this
** device
*/
uint_8 USB_CURR_CONFIG;
uint_8 DEVICE_ADDRESS;
} USB_DEV_STATE_STRUCT, _PTR_ USB_DEV_STATE_STRUCT_PTR;
/* ONLY For data bases allocated by the driver (when PHYS and VIRT bases are known) */
//#define USB_VIRT_TO_PHYS(handle, virtAddr) /*virtAddr*/ CACHED_TO_NON_CACHED(virtAddr)
#define USB_VIRT_TO_PHYS(hANDLE, vIRTaDDR) /*virtAddr*/ CACHED_TO_NON_CACHED(vIRTaDDR)
#define USB_PHYS_TO_VIRT(hANDLE, pHYSaDDR) NON_CACHED_TO_CACHED(pHYSaDDR)
/***************************************
**
** Prototypes
**
*/
#ifdef __cplusplus
extern "C" {
#endif
extern USB_DEV_STATE_STRUCT_PTR global_mv_usb_dev;
extern uint_32 mv_usb_isr_count;
extern uint_32 mv_usb_reset_count;
extern uint_32 mv_usb_send_count;
extern uint_32 mv_usb_recv_count;
extern uint_32 mv_usb_setup_count;
extern uint_32 mv_usb_free_XD_count;
extern uint_32 mv_usb_free_dTD_count;
extern uint_32 mv_usb_cancel_count;
extern uint_32 mv_usb_add_count;
extern uint_32 mv_usb_add_not_empty_count;
extern uint_32 mv_usb_empty_isr_count;
extern uint_32 mv_usb_empty_complete_count;
extern uint_32 mv_usb_read_setup_count;
extern uint_32 mv_usb_complete_isr_count;
extern uint_32 mv_usb_complete_count;
extern uint_32 mv_usb_complete_max_count;
extern uint_32 mv_usb_port_change_count;
extern uint_32 mv_usb_suspend_count;
extern uint_32 mv_usb_complete_ep_count[];
extern uint_8 _usb_device_call_service(void* handle, uint_8, boolean,
boolean, uint_8_ptr, uint_32, uint_8);
extern uint_8 _usb_dci_vusb20_init(uint_8, _usb_device_handle);
extern void _usb_device_free_XD(pointer);
extern void _usb_dci_vusb20_free_dTD(pointer);
extern uint_8 _usb_dci_vusb20_add_dTD(_usb_device_handle, XD_STRUCT_PTR);
extern uint_8 _usb_dci_vusb20_cancel_transfer(_usb_device_handle, uint_8, uint_8);
extern uint_8 _usb_dci_vusb20_get_transfer_status(_usb_device_handle, uint_8, uint_8);
extern XD_STRUCT_PTR _usb_dci_vusb20_get_transfer_details(_usb_device_handle, uint_8, uint_8);
extern void _usb_dci_vusb20_process_tr_complete(_usb_device_handle);
extern void _usb_dci_vusb20_process_reset(_usb_device_handle);
extern void _usb_dci_vusb20_process_tr_complete(_usb_device_handle);
extern void _usb_dci_vusb20_process_suspend(_usb_device_handle);
extern void _usb_dci_vusb20_process_SOF(_usb_device_handle);
extern void _usb_dci_vusb20_process_port_change(_usb_device_handle);
extern void _usb_dci_vusb20_process_error(_usb_device_handle);
extern void _usb_dci_vusb20_shutdown(_usb_device_handle);
extern void _usb_dci_vusb20_set_speed_full(_usb_device_handle, uint_8);
extern void _usb_dci_vusb20_suspend_phy(_usb_device_handle, uint_8);
#ifdef CRANE_MCU_DONGLE
extern uint_8 _usb_dci_vusb20_enable_endpoint(_usb_device_handle, uint_8, uint_8);
#endif
extern void _usb_dci_vusb20_hnp_shutdown(void);
extern void _usb_dci_vusb20_set_address(_usb_device_handle, uint_8);
extern void _usb_dci_vusb20_get_setup_data(_usb_device_handle, uint_8, uint_8_ptr);
extern void _usb_dci_vusb20_assert_resume(_usb_device_handle);
extern uint_8 _usb_dci_vusb20_init_endpoint(_usb_device_handle, XD_STRUCT_PTR);
extern void _usb_dci_vusb20_stall_endpoint(_usb_device_handle, uint_8, uint_8);
extern void _usb_dci_vusb20_unstall_endpoint(_usb_device_handle, uint_8, uint_8);
extern uint_8 _usb_dci_vusb20_deinit_endpoint(_usb_device_handle, uint_8, uint_8);
extern void _usb_dci_vusb20_reset_data_toggle(_usb_device_handle, uint_8, uint_8);
extern void _usb_dci_vusb20_set_endpoint_status(_usb_device_handle, uint_8, uint_8);
extern uint_8 _usb_dci_vusb20_get_endpoint_status(_usb_device_handle, uint_8);
extern void _usb_dci_vusb20_chip_initialize(_usb_device_handle);
extern void _usb_dci_vusb20_reset_device( _usb_device_handle devPtr );
extern void _usb_dci_vusb20_set_xcvr_interface( _usb_device_handle handle, UINT32 setting, UINT32 port );
extern void _usb_dci_vusb20_set_xcvr_width( _usb_device_handle handle, UINT32 setting, UINT32 port );
extern void _usb_dci_vusb20_free_transfer(void* handle, uint_8 ep_num, uint_8 direction, void (*free)(void*));
extern void _usb_dci_vusb20_get_dtd_information(void);
extern void _usb_dci_vusb20_trace_dtd_information(UINT8 endpoint, UINT8 direction);
extern void _usb_dci_vusb20_reset_ep_data_toggle(UINT8 ep_num, UINT8 direction);
extern void _usb_dci_vusb20_free_ep_transfer(UINT8 ep_num, UINT8 direction, void (*free)(void*));
extern uint_8 _usb_dci_vusb20_get_dtd_cnt(uint_8, uint_8, uint_32_ptr);
#ifdef __cplusplus
}
#endif
#endif
Reference in New Issue View Git Blame Copy Permalink